

# New Ways to Shrink

#### EXTENDING CLASSIC MOORE'S LAW SCALING AND APPLYING DTCO

MASTER CLASS April 21, 2022

#### Forward-Looking Statements and Other Information

Today's presentations contain forward-looking statements, including those regarding anticipated growth and trends in our businesses and markets, industry outlooks and demand drivers, technology transitions, our business and financial performance and market share positions, our capital allocation and cash deployment strategies, our investment and growth strategies, our development of new products and technologies, our business forecast beyond fiscal 2021, the impact of the ongoing COVID-19 pandemic and responses thereto on our operations and financial results, and other statements that are not historical facts. These statements and their underlying assumptions are subject to risks and uncertainties and are not guarantees of future performance.

Factors that could cause actual results to differ materially from those expressed or implied by such statements include, without limitation: the level of demand for our products, our ability to meet customer demand, and our suppliers' ability to meet our demand requirements; global economic and industry conditions; the effects of regional or global health epidemics, including the severity and duration of the ongoing COVID-19 pandemic; global trade issues and changes in trade and export license policies, including rules and interpretations promulgated by U.S. Department of Commerce expanding export license requirements for certain products sold to certain entities in China; consumer demand for electronic products; the demand for semiconductors; customers' technology and capacity requirements; the introduction of new and innovative technologies, and the timing of technology transitions; our ability to develop, deliver and support new products and technologies; the concentrated nature of our customer base; acquisitions, investments and divestitures; changes in income tax laws; our ability to expand our current markets, increase market share and develop new markets; market acceptance of existing and newly developed products; our ability to obtain and protect intellectual property rights in key technologies; our ability to achieve the objectives of operational and strategic initiatives, align our resources and cost structure with business conditions, and attract, motivate and retain key employees; the variability of operating expenses and results among products and segments, and our ability to accurately forecast future results, market conditions, customer requirements and business needs; and other risks and uncertainties described in our SEC filings, including our recent Forms 10-Q and 8-K. All forward-looking statements are based on management's current estimates, projections and assumptions, and we assume no obligation to update them.

Applied Materials, the Applied Materials Logo, and other trademarks so designated as product names are trademarks of Applied Materials, Inc. Other names and brands are the property of third parties.

#### Use of Non-GAAP Adjusted Financial Measures

Applied provides investors with certain non-GAAP adjusted financial measures, which assume certain tax rate and weighted average shares of Applied common stock outstanding in future periods. Management uses these non-GAAP adjusted financial measures for planning purposes. Applied believes these measures enhance an overall understanding of its projected future performance. There are limitations in using non-GAAP financial measures because they are not prepared in accordance with generally accepted accounting principles, may be different from those used by other companies, and may exclude or include certain items that may have a material impact upon our reported financial results. The presentation of this additional information is not meant to be considered in isolation or as a substitute for the directly comparable financial measures prepared in accordance with GAAP.



# 2022 MASTER CLASSES

#### Michael Sullivan

Corporate Vice President Head of Investor Relations

NEW WAYS TO SHRINK MASTER CLASS | April 21, 2022

## "Battle of Exponential" Blog Series





#### The New Playbook



Enabled by	Key Inflections
New architectures	<ul> <li>New ASICs and accelerators</li> <li>New memory / in-memory compute</li> <li>Specialty, CIS, power</li> </ul>
New structures / 3D	<ul> <li>GAA transistors</li> <li>Backside power distribution</li> <li>3D NAND, 3D DRAM</li> </ul>
New materials	<ul><li>Gate</li><li>Contact</li><li>Interconnect</li></ul>
New ways to shrink	<ul><li>EUV enablement</li><li>Materials-enabled patterning</li></ul>
Advanced packaging	<ul> <li>High-bandwidth memory</li> <li>2.5D silicon interposer</li> <li>3D TSV, hybrid bonding</li> </ul>
Time to market	<ul> <li>Process control</li> <li>Al<sup>x™</sup></li> </ul>





#### 2024 Financial Model

		FY'20	FY'24 MODEL		
			LOW	BASE	HIGH
	Revenue	\$17.2B	\$23.4B	\$26.7B	\$31.0B
	Semi Systems	\$11.4B	\$16.2B	\$18.4B	\$21.7B
	Services	\$4.2B	\$5.6B	\$6.1B	\$6.7B
	Display	\$1.6B	\$1.6B	\$2.2B	\$2.7B
4 *	GM%	45.1%	47.5%	48.5%	48.8%
N-GAA	OP%	26.3%	30.6%	32.4%	32.7%
AE	EPS	\$4.17	\$7.00	\$8.50	\$10.00

2024 model assumes non-GAAP adjusted tax rate of 12.0% and weighted average shares of 875M. \*Assumes non-GAAP adjustments as applicable for future periods. For reconciliation of GAAP to non-GAAP measures, see appendix of this presentation.



#### 2022 Master Classes





#### New Playbook for Power, Performance, Area-Cost and Time to Market



Enabled by	Key Inflections
New architectures	<ul> <li>New ASICs and accelerators</li> <li>New memory / in-memory compute</li> <li>Specialty, CIS, power</li> </ul>
New structures / 3D	<ul> <li>GAA transistors</li> <li>Backside power distribution</li> <li>3D NAND, 3D DRAM</li> </ul>
New materials	<ul><li>Gate</li><li>Contact</li><li>Interconnect</li></ul>
New ways to shrink	<ul><li>EUV enablement</li><li>Materials-enabled patterning</li></ul>
Advanced packaging	<ul> <li>High-bandwidth memory</li> <li>2.5D silicon interposer</li> <li>3D TSV, hybrid bonding</li> </ul>
Time to market	<ul> <li>Process control</li> <li>Al<sup>x™</sup></li> </ul>



#### 2022 Master Classes





\* Target date, subject to change



#### New Playbook for Power, Performance, Area-Cost and Time to Market



Enabled by	Key Inflections
New architectures	<ul> <li>New ASICs and accelerators</li> <li>New memory / in-memory compute</li> <li>Specialty, CIS, power</li> </ul>
New structures / 3D	<ul> <li>GAA transistors</li> <li>Backside power distribution</li> <li>3D NAND, 3D DRAM</li> </ul>
New materials	<ul><li>Gate</li><li>Contact</li><li>Interconnect</li></ul>
New ways to shrink	<ul><li>EUV enablement</li><li>Materials-enabled patterning</li></ul>
Advanced packaging	<ul> <li>High-bandwidth memory</li> <li>2.5D silicon interposer</li> <li>3D TSV, hybrid bonding</li> </ul>
Time to market	<ul> <li>Process control</li> <li>Al<sup>x™</sup></li> </ul>



#### **2022 Master Classes**



\* Target date, subject to change





9:00	PART 1	Mike Sullivan Welcome and Introduction
9:05	PART 2	<ul> <li>Regina Freed</li> <li>Extending Classic Moore's Law Scaling</li> <li>EUV Enablement with Novel Materials Engineering and Al<sup>x™</sup></li> <li>Ofer Adan</li> <li>3D Patterning Control</li> <li>Using eBeam Metrology to Solve Edge Placement Errors</li> <li>Uday Mitra, Ph.D.</li> <li>Beyond 2D Scaling</li> <li>DTCO with Gate-All-Around and Backside Power Distribution</li> </ul>
9:45	PART 3	Raman Achutharaman, Ph.D. Growth Opportunities in EUV Enablement, DTCO and GAA
9:55	PART 4	Q&A Regina, Ofer, Uday, Raman, Mike





# Extending Classic Moore's Law Scaling: EUV Enablement with Novel Materials Engineering and Al×™

#### **Regina Freed**

Corporate Vice President

Semiconductor Products Group

NEW WAYS TO SHRINK MASTER CLASS | April 21, 2022

#### **Device Scaling Approaches**



Source: M. Liu/tsmc, ISSCC 2021

DTCO: Design Technology Co-Optimization

#### DTCO is becoming an increasingly important contributor to scaling



#### **Pitch Scaling Continues**



Resolution Limit	K (λ/NA)
193i Litho Etch	80nm
SADP	40nm
SAQP	20nm

EUV Litho Etch	25nm
SADP	12.5nm
High NA EUV	16nm

UV: Deep Ultraviolet UV: Extreme Ultraviolet NA: Numerical Aperture SADP: Self-Aligned Double Patterning SAQP: Self-Aligned Quadruple Patterning

Minimum pitch = lithography capabilities + materials engineering



## Applied Technologies that Enable EUV Patterning



Applied Materials External

CVD: Chemical Vapor Deposition eBeam: Electron Beam ADI: After DevelopInspection AEI: After Etch Inspection AI<sup>x</sup>: Actionable Insights™



## Creating Patterns with EUV Lithography



## Patterning Control Challenges in EUV Lithography



## New CVD Carbon Films for EUV Pattern Transfer







#### Applied Precision Stensar<sup>™</sup> Advanced Patterning Film

- Dense, high-selectivity layers
- Tunable stress for line variability control
- Film stack interface control improves yields
- Low defectivity



## Innovative Etch Technology Corrects Stochastic Errors

Improved

patterns





Rough EUV photoresist

Single-chamber etch + dep technique improves EUV photoresist patterns





#### Applied Centris<sup>®</sup> Sym3<sup>®</sup> Y Etch

- Alternate between deposition and etch in the same chamber
- Extensive pulsing modes shape photoresist profile
- Symmetry of gas flow, plasma and wafer temperature produces uniform results across the wafer
- High conductance quickly removes by-products

CDU: Critical Dimension Uniformity



### **Directional Patterning Technology**



**Top View** Side View

#### **Directional Patterning: Stochastic Defect Removal**



Source: Applied Materials Applied Materials External



#### Edge Placement: A Growing Challenge



3D metrology needed to overcome stochastic errors and process variability



#### Actionable Insights (AI<sup>x</sup>) Accelerate Time to Solution







## 3D Patterning Control Using eBeam Metrology to Solve Edge Placement Errors

#### **Ofer Adan**

Senior Director

Process Diagnostics and Control Group

NEW WAYS TO SHRINK MASTER CLASS | April 21, 2022

## Patterning Control Metrology Overview

Chip Design	Goals		Measurements	Tools	eBeam Images
- Sal 22 a 202 - 202 - 2	1. Pattern for each layer correctly transferred to resist		ADI: Pattern centering CD uniformity	Optical overlay VeritySEM® PROVision®	
	2. Pattern on resist correctly etched into wafer		AEI: Correlation with ADI	VeritySEM PROVision	
CAD Layout	3. Edges of features in adjacent layers correctly aligned	M1 M2 LE1 LE1	3D patterning control	PROVision	

Source: imec/Applied Materials: "Minimizing EUV Edge Placement Error by Fast High-Resolution SEM" Applied Materials External



#### EUV ADI Needs Lower eBeam Energy, Higher Pattern Resolution







#### Pattern Fidelity from Development to Etch





Source: Cornel Bozdog, Micron Technology, Inc. (United States) "Metrology Requirements Driven by Memory Scaling" (Keynote Presentation) Paper 11325-100, AEI mentioned as ACI in the source.

#### Higher ADI-AEI Correlation





#### EUV Device Features >10X Smaller than Optical Overlay Targets



Source: EUV+SADP Applied Materials and IMEC



#### Element 1: On-Device Metrology



Optical Proxy Target Approximation



On-Device eBeam Metrology

Source: EUV+SADP Applied Materials and IMEC



#### Element 2: Massive Across-Wafer Metrology





#### Element 3: 3D Integrative Metrology



Source: EUV+SADP Applied Materials and IMEC

Source: Applied Materials



## Applied PROVision 3E eBeam Metrology System

Simultaneous, multilayer measurement of all the contributors to yield-limiting EPE

#### Edge Placement Error (EPE)



#### ERROR SOURCES

- Overlay/alignment
- CD uniformity of lines
- CD uniformity of cuts
- Line roughness
- Pitch walking



EPE error =

$$= \sqrt{(\Delta \text{overlay})^2 + (\Delta \text{CDU}_{\text{lines}})^2 + (\Delta \text{CDU}_{\text{cuts}})^2 + (\Delta \text{LWR}_{\text{lines}})^2 + (\Delta \text{LWR}_{\text{cuts}})^2}$$

Equation Source: Paper 9422-61 SPIE 2015 ASML



#### eBeam Technology Helps Accelerate the "t" in PPACt



Source: Applied Materials





## Beyond 2D Scaling: DTCO with Gate-All-Around Transistors and Backside Power Distribution

Uday Mitra, Ph.D.

Vice President Semiconductor Products Group

NEW WAYS TO SHRINK MASTER CLASS | April 21, 2022

#### **Device Scaling Approaches**



Source: M. Liu/tsmc, ISSCC 2021

DTCO: Design Technology Co-Optimization

#### DTCO is becoming an increasingly important contributor to scaling





DTCO: Design Technology Co-Optimization SRAM: Static Random Access Memory  $T_{\text{cx}}$ : Gate Oxide Thickness  $V_{\text{DD}}$ : Power Supply Voltage

Source: Jin Cai, TSMC, 2019 IEDM and Applied Projections



## Logic Scaling Continues with DTCO Innovations



DTCO: Design Technology Co-Optimization SRAM: Static Random Access Memory T<sub>ox</sub>: Gate Oxide Thickness V<sub>DD</sub>: Power Supply Voltage

Source: Jin Cai, TSMC, 2019 IEDM and Applied Projections



#### Cell Area Reduction Through DTCO









#### **DTCO with Backside Power Distribution Network**



Power losses and area penalty



Power lines moved below



#### Reduces power from 3-25%<sup>1</sup> Increases logic density from 6-30%<sup>1</sup>

1. Depending on backside power scheme



## Area and Performance Scaling with Gate-All-Around (GAA)



Reduces leakage current



Reduces transistor variability



 $\begin{array}{lll} \mbox{FF: FinFET} & \mbox{W: Transistor Width} \\ \mbox{L}_g: \mbox{Gate Length} & \mbox{HKMG: High-K Metal Gate} \\ \mbox{L: Transistor Length} & \mbox{} \Delta V_t: \mbox{Threshold Voltage Shift} \end{array}$ 

## Key Steps in Gate-All-Around Fabrication





## **Epitaxial Steps in Gate-All-Around**

#### Nanosheet Epitaxy - Abrupt Interfaces





- Alternate layers of Silicon and Silicon-Germanium
- Abrupt interfaces between layers is critical
- Needs low temperature in-situ surface preparation
- Relatively fast, non-selective EPI process



#### Source & Drain Epitaxy - Defect Free Growth





Epi early

merging

Epi nodules on dielectrics



Void

Twins/ formation Stacking fault

- Selective epitaxy critical to device performance
- Advanced selective cleans prepare surface while protecting multiple materials
- Aspect ratio increases by 2x over FinFET dramatically increasing epitaxy complexity
- NMOS and PMOS regions processed separately



Source: Applied Materials





#### Selective Removal Steps in Gate-All-Around Fabrication

#### Inner Spacer Recess



- Isolates the gate from the source / drain
- Tunable SiGe to Si selectivity precisely sculpts recess profile
- No damage to surrounding materials

#### **Channel Release**



- Selective removal of SiGe defines channel width
- Extreme SiGe to Si selectivity to optimize profile

Producer<sup>®</sup> Selectra<sup>®</sup> Selective Etch Market-leading selective etch technology

Source: Applied Materials Applied Materials External



## Resuming Gate Oxide Scaling in Gate-All-Around Transistors



- Gate oxide scaling boosts transistor drive current and suppresses leakage
- Further physical scaling was limited by transistor reliability

- Applied's IMS Gate Oxide solution engineers a dense interface layer with ALD high-k deposition and thermal and plasma treatment steps
- Vacuum integration, including metrology, ensures interface control
- Performance has been validated on both FinFET and GAA transistors



## Engineering All-Around Metal Gates in Narrow Geometries

NF Lo

FinFET Vt control through work function thickness tuning



Minimum CD

				N-Metal
				P-Metal
				HK iL Channel
<b>ET</b> w Vt	<b>NFET</b> High Vt	<b>PFET</b> High Vt	<b>PFET</b> Low Vt	

GAA

Vt control through volume-less dipole tuning



## Inspection and Process Control in 3D for Gate-All-Around



GAA process control challenges

Recess = Average of TEM (L1, L2, L3, R1, R2, R3)

- Critical 3D features difficult to inspect and measure
- Conventional TEM analysis is expensive, destructive and slow



- High fidelity images across many layers
- Enables massive sampling and fast turnaround vs. TEM
- Accelerates measurements and process optimization

Applied Leadership Product: Applied PROVision<sup>®</sup> 3E eBeam Metrology System with Elluminator<sup>®</sup> Technology



eBeam: Electron Beam TEM: Transmission Electron Microscopy



Source: O. Adan, K. Houchens, Proc. SPIE, 10959, 2019

## Transistor Architecture Evolution after FinFET



#### Transistor roadmap promises both area scaling and performance gains







## Growth Opportunities In EUV Enablement, DTCO and Gate-All-Around

#### Raman Achutharaman, Ph.D.

Group Vice President Semiconductor Products Group

NEW WAYS TO SHRINK MASTER CLASS | April 21, 2022

#### **Inflections Over Time**



#### 2024 Financial Model

		FY'20	FY'24 MODEL		
			LOW	BASE	HIGH
	Revenue	\$17.2B	\$23.4B	\$26.7B	\$31.0B
	Semi Systems	\$11.4B	\$16.2B	\$18.4B	\$21.7B
	Services	\$4.2B	\$5.6B	\$6.1B	\$6.7B
	Display	\$1.6B	\$1.6B	\$2.2B	\$2.7B
4 *	GM%	45.1%	47.5%	48.5%	48.8%
N-GA≜ JUSTEI	OP%	26.3%	30.6%	32.4%	32.7%
AE	EPS	\$4.17	\$7.00	\$8.50	\$10.00

2024 model assumes non-GAAP adjusted tax rate of 12.0% and weighted average shares of 875M. \*Assumes non-GAAP adjustments as applicable for future periods. For reconciliation of GAAP to non-GAAP measures, see appendix of this presentation.



#### Semi Systems Revenue Growth Drivers



\*Represents 2024 Financial Model High Scenario



#### The New Playbook



Enabled by	Key Inflections
New architectures	<ul> <li>New ASICs and accelerators</li> <li>New memory / in-memory compute</li> <li>Specialty, CIS, power</li> </ul>
New structures / 3D	<ul> <li>GAA transistors</li> <li>Backside power distribution</li> <li>3D NAND, 3D DRAM</li> </ul>
New materials	<ul><li>Gate</li><li>Contact</li><li>Interconnect</li></ul>
New ways to shrink	<ul><li>EUV enablement</li><li>Materials-enabled patterning</li></ul>
Advanced packaging	<ul> <li>High-bandwidth memory</li> <li>2.5D silicon interposer</li> <li>3D TSV, hybrid bonding</li> </ul>
Time to market	<ul> <li>Process control</li> <li>Al<sup>x™</sup></li> </ul>



#### The New Playbook



Enabled by	Key Inflections
New architectures	<ul> <li>New ASICs and accelerators</li> <li>New memory / in-memory compute</li> <li>Specialty, CIS, power</li> </ul>
New structures / 3D	<ul> <li>GAA transistors</li> <li>Backside power distribution</li> <li>3D NAND, 3D DRAM</li> </ul>
New materials	<ul><li>Gate</li><li>Contact</li><li>Interconnect</li></ul>
New ways to shrink	<ul><li>EUV enablement</li><li>Materials-enabled patterning</li></ul>
Advanced packaging	<ul> <li>High-bandwidth memory</li> <li>2.5D silicon interposer</li> <li>3D TSV, hybrid bonding</li> </ul>
Time to market	<ul> <li>Process control</li> <li>Al<sup>x™</sup></li> </ul>



#### Patterning Revenue Growth



- Applied's DRAM and logic patterning markets
  - » Etch, selective removal, CVD, ALD, CMP, thermal processing
- Gaining patterning etch share in the EUV inflection
   » +12 pts CY'15 → CY'21
- Applied is #1 in DRAM conductor etch



#### Gate-All-Around Increases Revenue Opportunity



 GAA increases Applied's TAM by >\$1B per 100K WSPM capacity

#### Broadest GAA portfolio

- » Epi » Selective removal
- » ALD » CMP
- » CVD » Implant
- » PVD » Thermal processing
- » Etch » Process control



## Gate-All-Around – Epitaxy Opportunity



- Two new expitaxy applications
  - » Rapid, blanket epitaxial deposition for GAA channel superlattice formation
  - » Precise, selective epitaxial growth for GAA channel source-drain engineering



#### Gate-All-Around – Selective Materials Removal Opportunity



<sup>\*</sup>Total SMR Steps, Leading Foundry/Logic Customers

- Selective removal helps engineer channel width and uniformity
  - » Key to chip power and performance
- Applied is capturing the majority of GAA selective etch positions
- Industry leader with >1,000
   Selectra<sup>™</sup> chambers in the field



## Applied's Growth in Process Control



- Applied PDC revenue growth is accelerating and outpacing the market
- eBeam inflection expands Applied's TAM
- Applied's eBeam revenue nearly doubled in 2021
  - » VeritySEM for CD uniformity
  - » PROVision for 2D and 3D metrology and inspection
  - » SEMVision for defect review



## Going Beyond Unit Process Tools to Deliver Solutions





#### **Inflections Over Time**





